All courses
Recording archive
Physical design cadence Nov/dec/jan 2025-2026
VLSI Backend
35 recorded lectures
Watch at your pace
About this course
Physical Design is a crucial stage in the VLSI (Very Large Scale Integration) chip design flow where a verified logical circuit (RTL/netlist) is converted into a layout — a geometrical representation that can be fabricated on silicon.
What you get
- Complete recordings of the batch
- Lectures in class order, playable on phone and laptop
- Lab access through the TMS User Panel
- Mock interviews and job assistance
- GST invoice for every payment
